



LOGIC POWER STANDBY

YW396-02V/1R*2-2pin,3.96mm,ST,#16-24,7.96A,DIP,Mate YH396-02V




VREF


VREF 전원
REF02HSZ 0.5%
REF02CSZ 1%



XD12 VCC




XC24 VCC




Global Technologies 주식회사 글로벌 테크놀로지			Design	Check
Size	Project name XD12, XC24 TRIM JIG	Rev	P.C.G	-
Custom	Page name P1. POWER	2.0		
	Sheet 1 of 5			
	Date: Tuesday, October 28, 2025			

MCU NUCLEO-F446RE


J2
2X19, 2.54 HEADER FEMALE



J3
2X19, 2.54 HEADER FEMALE




INVERTER




ADC


< ADC FOR XD12 >



BUFFER - 5V



4-16 Decoder



Global Technologies 주식회사 글로벌테크놀로지			Design	Check
Size A3	Project name XD12, XC24 TRIM JIG	Rev	P.C.G	-
	Page name P2. MCU, ADC	2.0		
	Sheet 2 of 5			
	Date: Tuesday, October 28, 2025			


[illegible][illegible]

Diagram of the SW3 SW-MTS-102-3P connector. It shows a 3-pin connector with pins 1, 2, and 3. Pin 1 is connected to XD_Q7, pin 2 to DOUT_Q7, and pin 3 to XC_Q7.

Pin connection diagram for J4 DIPSO-13x2 connector:

Pin	Signal
1	XD12_VCC
2	DIN
3	DIN
4	NSCS
5	VSYNC
6	MCLK
7	SP11_MOSI
8	SP11_SCK
9	FBO/VSI
10	XD12_O1
11	XD12_O2
12	XD12_O3
13	XD12_O4


Additional signals shown on the right side of the diagram:

- MISO
- DOUT1
- XD12_O12
- XD12_O11
- XD12_O10
- SCKLO
- XD_FB_IN
- XD12_O9
- XD12_O8
- XD12_O7
- XD12_O6
- XD12_O5

VLED POWER


"Control for VLED 9V"

"L" = VLED_9V -> 9V




Leakage

60mA - 10ohm



GT Global Technologies 주식회사 글로벌테크놀로지			Design	Check
Size A4	Project name XD12, XC24 TRIM JIG	Rev	P.C.G	-
	Page name P4. VLED	2.0		
	Sheet 4 of 5			
	Date: Tuesday, October 28, 2025			

Current Sensing



Output Select

